Method of fabricating field effect transistor (FET) having wire channels

ABSTRACT

In a field effect transistor (FET), and a method of fabricating the same, the FET includes a semiconductor substrate, source and drain regions formed on the semiconductor substrate, a plurality of wire channels electrically connecting the source and drain regions, the plurality of wire channels being arranged in two columns and at least two rows, and a gate dielectric layer surrounding each of the plurality of wire channels and a gate electrode surrounding the gate dielectric layer and each of the plurality of wire channels.

CROSS REFERENCE TO RELATED APPLICATION

This is a divisional application based on pending application Ser. No. 11/074,900, filed Mar. 9, 2005 now U.S. Pat. No. 7,274,051, the entire contents of which is hereby incorporated by reference.

1. FIELD OF THE INVENTION

The present invention relates to a field effect transistor (FET) and a method of fabricating the same. More particularly, the present invention relates to an FET having a plurality of wire channels and a method of fabricating the same.

2. DESCRIPTION OF THE RELATED ART

As applications of semiconductor devices expand, highly-integrated and/or high-speed semiconductor devices are increasingly in demand. As an integration density of semiconductor devices increase, a design rule becomes smaller. As a result of a decreasing design rule, a channel length and a channel width of a field effect transistor (FET) similarly decrease. A decrease in channel length may result in a short channel effect. A decrease in channel width may result in a narrow channel effect. The short channel effect may significantly influence a potential in a source/drain region upon a channel region. The narrow channel effect may increase a threshold voltage. In an attempt to prevent generation of the short channel effect and/or the narrow channel effect, various FET having new structures have been proposed.

Recently, efforts have been made, particularly in an area of nano-size technology in the semiconductor field, to increase drive current of a transistor and decrease the short channel effect. Conventionally, several methods have been used in an effort to achieve these results. Examples of these attempts include a recessed channel array transistor (RCAT), a fin-type FET (FinFET), and a gate-all-around transistor (GAT). An example of a previous attempt is disclosed in U.S. Patent Application No. 2004/0063286, which is incorporated by reference herein.

Each of these conventional devices and the corresponding methods of fabricating these devices, suffer from one or more disadvantages. For example, these conventional devices are limited in an ability to perform fast operations. Moreover, the number of spaced channel layers in these conventional devices is limited due to fabrication limitations, e.g., with respect to an etching depth that can be achieved during dry etching.

Accordingly, an FET that is able to increase current load by using multiple wire channels and an FET that is able to decrease the short channel effect by controlling the wire channels and by separating the source and drain regions of the FET to prevent a punch-through phenomenon is needed.

SUMMARY OF THE INVENTION

The present invention is therefore directed to a field effect transistor (FET) having a plurality of wire channels and a method of fabricating the same, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.

It is a feature of an embodiment of the present invention to provide an FET having a plurality of wire channels and a method of fabricating the same that is able to prevent generation of a short channel effect and a narrow channel effect.

It is another feature of an embodiment of the present invention to provide an FET having a plurality of wire channels and a method of fabricating the same that is able to increase an operating speed of a corresponding semiconductor device.

It is still another feature of an embodiment of the present invention to provide an FET having a plurality of wire channels and a method of fabricating the same in which wire channels are completely surrounded by a gate electrode, which facilitates control of the channel by the gate electrode, thereby preventing a short channel effect and minimizing an inversion region formed on an exterior surface of the wire channel.

It is yet another feature of an embodiment of the present invention to provide an FET having a plurality of wire channels and a method of fabricating the same in which a width of the channel is increased to prevent a narrow channel effect.

At least one of the above features and other advantages may be provided by a field effect transistor (FET) including a semiconductor substrate, source and drain regions formed on the semiconductor substrate, a plurality of wire channels electrically connecting the source and drain regions, the plurality of wire channels being arranged in two columns and at least two rows, and a gate dielectric layer surrounding each of the plurality of wire channels and a gate electrode surrounding the gate dielectric layer and each of the plurality of wire channels.

In this FET, each of the plurality of wire channels may be formed of monocrystalline silicon. Each of the plurality of wire channels in an uppermost row may have a first size and each of the plurality of wire channels in a lowermost row may have a second size, and the first size and the second size may be different. The first size may be less than the second size. The first size may be greater than the second size.

In addition, the number of rows of the plurality of wire channels may be three. In this case, a middle row may have a third size, which may be between the first size and the second size. A size of each row of the plurality of wire channels may be less than a size of a lower row of the plurality of wire channels and greater than a size of an upper row of the plurality of wire channels so that the plurality of wire channels in the uppermost row may have the smallest size and the plurality of wire channels in the lowest row may have the largest size.

At least one of the above features and other advantages may be provided by a field effect transistor (FET) including a semiconductor substrate, source and drain regions formed on the semiconductor substrate, a plurality of wire channels formed of monocrystalline silicon, the plurality of wire channels electrically connecting the source and drain regions, the plurality of wire channels being arranged in two columns and at least one row, a gate dielectric layer surrounding each of the plurality of wire channels and a gate electrode surrounding the gate dielectric layer and each of the plurality of wire channels.

In either FET, the semiconductor substrate may be monocrystalline silicon or a silicon-on-insulator (SOI) substrate. The source and drain regions may be formed of a material selected from the group consisting of monocrystalline silicon, polysilicon, metal, and metal silicide.

Each of the plurality of wire channels may have a substantially square shape and a thickness of each of the plurality of wire channels may be less than about 30 nm. Alternatively, each of the plurality of wire channels may have a substantially round shape and each of the plurality of wire channels may have a diameter of less than about 30 nm.

Either FET may further include a channel formation preventing layer formed in an upper region of the semiconductor substrate between the source and drain regions, the channel formation preventing layer being operable to prevent operation of a bottom transistor. The channel formation preventing layer may be formed of an insulative material or an impurity-doped region of the semiconductor substrate.

Either FET may further include a short-circuit prevention insulating layer interposed between the source and drain regions and the gate electrode, the short-circuit prevention insulating layer being operable to prevent a short-circuit between the source and drain regions and the gate electrode. The short-circuit prevention insulating layer may be a silicon thermal oxide or a silicon oxide.

The source and drain regions may be separated from the semiconductor substrate by a predetermined distance.

An upper surface of the uppermost row of wire channels may be level with an upper surface of the source and drain regions. Alternatively, an upper surface of the uppermost row of wire channels may be lower than an upper surface of the source and drain regions.

The gate dielectric layer may be a silicon thermal oxide film and may have a thickness of between about 50-100 Å.

The gate electrode may be a single film formed of impurity-doped polysilicon, metal silicide, or metal impurity doped polysilicon. Alternatively, the gate electrode may be a composite film formed of at least two layers of impurity-doped polysilicon, metal silicide, or metal impurity.

At least one of the above features and other advantages may be provided by a method of fabricating a field effect transistor (FET) including forming a channel forming preparation layer on the semiconductor substrate, the channel forming preparation layer including a first sacrificial layer, a first channel layer, a second sacrificial layer, and a second channel layer sequentially stacked on the semiconductor substrate, forming a hard mask layer on the channel forming preparation layer, patterning the hard mask layer and the channel forming preparation layer to define an active region of the semiconductor substrate, patterning the hard mask layer to narrow the hard mask layer, thereby exposing an edge portion of an upper surface of the channel forming preparation layer, forming a first dielectric layer on the semiconductor substrate to cover the narrowed hard mask layer and the channel forming preparation layer, then planarizing the first dielectric layer to expose the narrowed hard mask layer, patterning the first dielectric layer and a portion of the narrowed hard mask layer to remove a portion of the narrowed hard mask layer, thereby forming a dummy gate pattern and exposing a portion of the channel forming preparation layer, selectively etching the exposed portion of the channel forming preparation layer adjacent to the dummy gate pattern to expose the semiconductor substrate, selectively growing an epitaxial layer on the exposed semiconductor substrate to form source and drain patterns adjacent to the channel forming preparation layer, forming a second dielectric layer on the semiconductor substrate including the dummy gate and the source and drain patterns and then planarizing the second dielectric layer to expose the dummy gate pattern, selectively etching the remaining hard mask layer to remove the remaining hard mask layer, thereby exposing a portion of the channel forming preparation layer and then etching the exposed portion of the channel forming preparation layer to expose the semiconductor substrate, removing the second dielectric layer and an upper portion of the first dielectric layer to expose sidewalls of the channel forming preparation layer remaining on the semiconductor substrate, selectively etching the channel forming preparation layer to remove the first and second sacrificial layers, thereby forming a plurality of wire channels from the first and second channel layers, forming a gate dielectric layer on the semiconductor substrate to surround each of the plurality of wire channels, forming a gate electrode on the gate dielectric layer to form a gate surrounding each of the plurality of wire channels.

At least one of the above features and other advantages may be provided by a method of fabricating a field effect transistor (FET) including forming a channel forming preparation layer on the semiconductor substrate, the channel forming preparation layer including a sacrificial layer and a channel layer sequentially stacked on the semiconductor substrate, the channel layer being formed of monocrystalline silicon, forming a hard mask layer on the channel forming preparation layer, patterning the hard mask layer and the channel forming preparation layer to define an active region of the semiconductor substrate, patterning the hard mask layer to narrow the hard mask layer, thereby exposing an edge portion of an upper surface of the channel forming preparation layer, forming a first dielectric layer on the semiconductor substrate to cover the narrowed hard mask layer and the channel forming preparation layer, then planarizing the first dielectric layer to expose the narrowed hard mask layer, patterning the first dielectric layer and a portion of the narrowed hard mask layer to remove a portion of the narrowed hard mask layer, thereby forming a dummy gate pattern and exposing a portion of the channel forming preparation layer, selectively etching the exposed portion of the channel forming preparation layer adjacent to the dummy gate pattern to expose the semiconductor substrate, selectively growing an epitaxial layer on the exposed semiconductor substrate to form source and drain patterns adjacent to the channel forming preparation layer, forming a second dielectric layer on the semiconductor substrate including the dummy gate and the source and drain patterns and then planarizing the second dielectric layer to expose the dummy gate pattern, selectively etching the remaining hard mask layer to remove the remaining hard mask layer, thereby exposing a portion of the channel forming preparation layer and then etching the exposed portion of the channel forming preparation layer to expose the semiconductor substrate, removing the second dielectric layer and an upper portion of the first dielectric layer to expose sidewalls of the channel forming preparation layer remaining on the semiconductor substrate, selectively etching the channel forming preparation layer to remove the sacrificial layer, thereby forming a plurality of monocrystalline silicon wire channels from the channel layer, forming a gate dielectric layer on the semiconductor substrate to surround each of the plurality of wire channels, forming a gate electrode on the gate dielectric layer to form a gate surrounding each of the plurality of wire channels.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

FIGS. 1A through 1C illustrate perspective views of active patterns of a field effect transistor (FET) according to various embodiments of the present invention;

FIG. 1D is a vertical scanning electron microscope photograph of an FET according to an embodiment of the present invention;

FIG. 2 illustrates a cross-section taken along line A-A′ of FIG. 1A;

FIG. 3A illustrates a schematic perspective view of an FET according to an embodiment of the present invention;

FIG. 3B illustrates a cross-section taken along line X-X′ of FIG. 3A;

FIG. 3C illustrates a cross-section taken along line Y₁-Y₁′ of FIG. 3A;

FIG. 3D illustrates a cross-section taken along line Y₂-Y₂′ of FIG. 3A;

FIG. 4A illustrates a schematic perspective view of an FET according to another embodiment of the present invention;

FIG. 4B illustrates a cross-section taken along line X-X′ of FIG. 4A;

FIG. 4C illustrates a cross-section taken along line Y₁-Y₁′ of FIG. 4A;

FIG. 4D illustrates a cross-section taken along line Y₂-Y₂′ of FIG. 4A;

FIGS. 5A through 17D illustrate stages in a method of fabricating an FET according to an exemplary embodiment of the present invention, in which FIGS. 5A, 6A, . . . , and 17A illustrate schematic perspective views of the FET, FIGS. 5B, 6B, . . . , and 17B illustrate cross-sections taken along line X-X′ of FIGS. 5A, 6A, . . . , and 17A, respectively, FIGS. 5C, 6C, . . . , 13C, and 17C illustrate cross-sections taken along line Y₁-Y₁′ of FIGS. 5A, 6A, . . . , and 17A, respectively, and FIGS. 12D, 13D, 14C, 15C, 16C and 17D illustrate cross-sections taken along line Y₂-Y₂′ of FIGS. 12A, 13A, . . . , and 17A, respectively; and

FIGS. 18A through 21C illustrate stages in a method of fabricating an FET according to another exemplary embodiment of the present invention, in which FIGS. 18A, 19A, 20A, and 21A illustrate schematic perspective views of the FET transistor, FIGS. 18B, 19B, 20B, and 21B illustrate cross-sections taken along line X-X′ of FIGS. 18A, 19A, 20A, and 21A, respectively, and FIGS. 18C, 19C, 20C, and 21C illustrate cross-sectional views taken along line Y₁-Y₁′ of FIGS. 18A, 19A, 20A, and 21A, respectively.

FIG. 22 illustrates a perspective view of active patterns of a FET according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Korean Patent Application No. 2004-71225, filed on Sep. 7, 2004, in the Korean Intellectual Property Office, and entitled: “Metal-Oxide-Semiconductor Transistor Comprising Multiple Wire Bridge Channels and Method of Manufacturing the Metal-Oxide-Semiconductor Transistor,” is incorporated by reference herein in its entirety.

The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Further, it will be understood that when a layer is referred to as being “under” another layer, it can be directly under, and one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present. Like reference numerals in different drawings represent like elements.

Field Effect Transistor (FET)

FIGS. 1A through 1C illustrate perspective views of active patterns of a field effect transistor (FET) according to various embodiments of the present invention.

Referring to FIG. 1A, an active pattern of an FET includes a pair of source/drain patterns 40, having corresponding source/drain regions 42, and a plurality of lower wire channels 12 e and upper wire channels 14 e. The lower and upper wire channels 12 e and 14 e electrically connect the source/drain regions 42. Although not illustrated, the active pattern may be formed on a semiconductor substrate.

The wire channels 12 e, 14 e may be parallel to a bottom surface of each of the source/drain patterns 40 or an upper surface of a semiconductor substrate (100 of FIG. 3A), which is below the source/drain patterns 40.

The source/drain patterns 40 may be formed to each have a predetermined thickness, a predetermined width, and a predetermined length.

For example, the source/drain patterns 40 may be rectangular solids, as illustrated. Each of the source/drain patterns 40 may be set to have an appropriate size, for example, l₁×l₂×l₃, in consideration of electrical characteristics of a source/drain of an FET. In FIGS. 1A through 1C, a thickness l₁ of each of the source/drain patterns 40 is set to an appropriate size in consideration of a design rule. A width l₂ of each of the source/drain patterns 40 is set to an appropriate size in consideration of the design rule, sizes of the wire channels 12 e and 14 e, the number of columns of wire channels and an interval between adjacent columns. A height l₃ of each of the source/drain patterns 40 is set to an appropriate size in consideration of the design rule, the sizes of the wire channels 12 e and 14 e, the number of rows of wire channels, and the interval between adjacent rows.

The source/drain regions 42 are defined within the source/drain patterns 40. The source/drain regions 42 may occupy an entire area of corresponding source/drain patterns 40, as may be seen in FIG. 4A, or may occupy only a portion of the entire area of the source/drain patterns 40, as may be seen in, e.g., FIGS. 1A through 1C and FIGS. 3A, 3C and 3D. Accordingly, as may be seen in FIGS. 3A, 3C and 3D, there may be a gap between a semiconductor substrate 100 and the source/drain regions 142 within the source/drain patterns 140. Thus, bottom surfaces of the source/drain regions 42 may be level with or higher than bottom surfaces of the source/drain patterns 40. It is preferable to separate the source/drain regions from the semiconductor substrate, i.e., the latter case, to prevent a channel from forming within the semiconductor substrate located below the source/drain patterns 40. In addition, this arrangement is able to reduce leakage current from flowing into the semiconductor substrate.

The source/drain patterns 40 may be formed of monocrystalline silicon (Si), polysilicon, metal, metal silicide, or another suitable material. When the source/drain patterns 40 are formed of monocrystalline Si or polysilicon, the source/drain regions 42 may be implanted with impurity ions to define the source/drain regions 42. When the source/drain patterns 40 are formed of metal or metal silicide, the source/drain regions 42 occupy the entire area of the source/drain patterns 40. When the source/drain patterns 40 are implanted with impurity ions, bottom surfaces of the source/drain regions 42 may be controlled to be equal to or higher than the bottom surfaces of the source/drain patterns 40. In addition, the source/drain regions 42 may be formed to have predetermined doping profiles in a direction perpendicular to at least two rows of wire channels 12 e and 14 e. Thus, although a number of rows of wire channels 12 e and 14 e may increase, a uniform source/drain junction capacitance may be maintained.

FIG. 1A illustrates an exemplary arrangement in which the wire channels 12 e and 14 e, which are formed of monocrystalline Si, are arrayed in two rows×two columns, each separated from another by a predetermined distance. In the present invention, wire channels may be arrayed in at least one row and at least two columns.

Although an exemplary arrangement of two rows and two columns of wire channels is primarily illustrated, the present invention is not limited to such a configuration. For example, a single row of wire channels may be formed as shown in FIG. 1B or three rows of wire channels may be formed as shown in FIG. 1C. FIG. 1B illustrates an exemplary arrangement in which the wire channels 12 e, which are formed of monocrystalline Si, are arrayed in one row×two columns. Thus, FIG. 1B includes only the two lower wire channels 12 e arrayed in a single row. FIG. 1C illustrates another exemplary arrangement in which wire channels 12 e, 14 e and 16 e, which are formed of monocrystalline Si, are arrayed in three rows×two columns. Thus, FIG. 1C includes two lower wire channels 12 e, two middle wire channels 14 e, and two upper wire channels 16 e.

FIG. 1D is a vertical scanning electron microscope photograph of an FET according to an embodiment of the present invention.

As may be seen in FIG. 1D, each of the plurality of wire channels in an uppermost row has a first size, e.g., a diameter or a width, and each of the plurality of wire channels in a lowermost row has a second size, and the first size and the second size are different. In FIG. 1D, the first size is illustrated as being less than the second size. In an embodiment including three rows, as shown in FIG. 1C, a middle row may have a third size, which is between the first size and the second size. Thus, a size of a middle row 14 e of the plurality of wire channels may be less than a size of a lower row 12 e′ of the plurality of wire channels and greater than a size of an upper row 16 e′ of the plurality of wire channels so that the plurality of wire channels in the uppermost row may have the smallest size and the plurality of wire channels in the lowest row may have the largest size, as illustrated in FIG. 22.

As described above, a bottom surface of a lowermost row of wire channels 12 e may be equal to or higher than a bottom surface of the source/drain patterns 40. Preferably, the bottom surface of the lowermost row of wire channels is higher than the bottom surface of the source/drain patterns, thereby providing a gap between the wire channels 12 e and the semiconductor substrate. When the bottom surface of the lowermost row of wire channels 12 e is equal to the bottom surface of the source/drain patterns 40, the wire channels 12 e in the lowermost row contact the semiconductor substrate 100, thereby allowing current flowing through the wire channels 12 e to leak into the semiconductor substrate 100.

In addition, upper surfaces of the wire channels in the uppermost row, e.g., 14 e in FIG. 1A, may be equal to upper surfaces of the source/drain patterns 40 (as may be seen in FIG. 1C) or lower than the upper surfaces of the source/drain patterns 40 (as may be seen in FIGS. 1A and 1B). It is preferable to form the upper surfaces of the wire channels in the uppermost row to be lower than the upper surfaces of the source/drain patterns 40 to prevent damage to the wire channels 14 e in the uppermost row during the fabrication of the FET, thereby improving the reliability of the FET.

Lengths C₁ of the wire channels 12 e and 14 e are set to appropriate sizes in consideration of a design rule and other considerations. A cross-sectional shape and/or size of each wire channel may be set adequately to improve electrical characteristics, particularly, current characteristics, of the FET. The cross-sectional shapes of the wire channels 12 e and 14 e may preferably be shapes in which isotropic channels can be formed. For example, a wire channel according to an embodiment of the present invention may have a substantially square, rectangular, oval, or circular cross-sectional shape. In addition, a cross-sectional size of each wire channel may be less than about 30 nm to form completely depleted channels. Although exemplarily cross-sectional shapes and sizes are discussed herein, the cross-sectional shapes and sizes of the wire channels of the present invention are not limited to these exemplary shapes and sizes.

FIG. 2 illustrates various examples of cross-sectionals shapes of a wire channel taken along line A-A′ of FIG. 1A. Referring to FIG. 2, the wire channels 12 e and 14 e may have substantially circular, square, oval, or rectangular cross-sections. When the wire channels 12 e and 14 e have substantially circular cross-sections, shapes of the wire channels 12 e and 14 e viewed from all directions are almost the same. Thus, when a predetermined voltage is applied to a gate electrode, a uniform electric field can be formed within the wire channels 12 e and 14 e. Wire channels 112 e and 114 e having substantially circular cross-sections serve as completely isotropic channels, and thus, more current flows in the wire channels having substantially circular cross-sections than in wire channels having substantially rectangular cross-sections.

Preferably, the cross-sections of the wire channels 12 e and 14 e are large enough to completely deplete the entire channel when the predetermined voltage is applied to the gate electrode. Cross-sectional sizes C₂, C₃, and C₄ that render the wire channels 12 e and 14 e a complete-depletion type may vary depending on a gate voltage, a property and a thickness of a gate insulative film, and a doping level of a channel. If an inversion layer is about 10 nm thick, as in current planar transistors, the cross-sectional sizes C₂, C₃, and C₄ of the wire channels 12 e and 14 e may preferably be between about 10 to 40 nm, more preferably, less than 30 nm, e.g., about 25 nm.

FIG. 3A illustrates a schematic perspective view of an FET according to an embodiment of the present invention. FIGS. 3B, 3C, and 3D illustrate cross-sections taken along lines X-X′, Y₁-Y₁′, and Y₂-Y₂′, respectively, of FIG. 3A.

Referring to FIGS. 3A through 3D, the FET includes a semiconductor substrate 100, a pair of source/drain patterns 140 including corresponding source/drain regions 142, an exemplary two×two array of wire channels 112 e and 114 e, a gate insulating film 182 a, and a conductive pattern 184 for use as a gate electrode. The source/drain patterns 140 and the two×two array of wire channels 112 e and 114 e, which constitute an active pattern, are substantially identical to those elements previously described, and a description thereof will not be repeated. In the present embodiment, cross-sections of the wire channels 112 e and 114 e are substantially circular. Alternatively, the cross-sections of the wire channels 112 e and 114 e may be substantially oval.

The semiconductor substrate 100 may be formed of a semiconductor material, e.g., monocrystalline Si. For example, the semiconductor substrate 100 may be a bulk Si substrate or a silicon-on-insulator (SOI) substrate. An isolation region (not shown) may be formed in the semiconductor substrate 100. In this case, the active pattern is located on a portion of the semiconductor substrate 100 other than the portion where the isolation region is formed.

The source/drain regions 142, which are defined within the source/drain patterns 140, and the wire channels 112 e and 114 e are not defined in the semiconductor substrate 100 but on the semiconductor substrate 100. The source/drain patterns 140 are separated from each other by a predetermined distance on the semiconductor substrate 100. The wire channels 112 e and 114 e are interposed between the source/drain patterns 140 to electrically connect the source/drain regions 142.

The gate dielectric layer 182 a, e.g., a gate insulating film, is formed on and around outer circumferences of each the wire channels 112 e and 114 e. More specifically, the gate insulating film 182 a is interposed between the conductive pattern 184 for use as a gate electrode and the wire channels 112 e and 114 e. The gate insulating film 182 a may be an Si thermal oxide film, and may have an appropriate thickness in consideration of a design rule or electrical characteristics of a semiconductor device. For example, the gate insulating film 182 a may be an Si thermal oxide film having a thickness of about 50 to 100 Å.

The conductive pattern 184 for use as a gate electrode surrounds the gate insulating film 182 a and is provided between the source/drain patterns 140. As shown in FIG. 3A, the conductive pattern 184 for use as a gate electrode may be elongated in a direction perpendicular to a direction in which the wire channels 112 e and 114 e extend, and may form a gate line together with a conductive pattern for gate electrodes of an adjacent cell to serve as a word line.

The conductive pattern 184 for use as a gate electrode may be a single film formed of a conductive material, e.g., impurity-doped polysilicon, metal silicide, or metal, or a composite film formed of at least two of the conductive materials, e.g., polysilicon and a conductive material having a specific resistance smaller than that of the polysilicon. In the present embodiment, the conductive pattern 184 for use as a gate electrode may be a single film formed of polysilicon.

A short-circuit prevention insulating layer 182 b may additionally be provided in an FET according to the present invention. In the present embodiment, as shown in FIGS. 3C and 3D, the short-circuit prevention insulating layer 182 b is provided between the conductive pattern 184 for use as a gate electrode and the source/drain patterns 140 to prevent the conductive pattern 184 from contacting the source/drain patterns 140. The short-circuit prevention insulating layer 182 b may be a single insulating film or a composite insulating film. Although the insulating material forming the short-circuit prevention insulating layer 182 b is not strictly limited, in view of a fabrication process of the FET, it is preferable that the short-circuit prevention insulating layer 182 b is an Si thermal oxide formed during a thermal oxidation for forming the gate insulating film 182 a or of a silicon oxide (SiO₂) deposited during formation of an interlayer insulating film, which is subsequent to the formation of the conductive pattern 184 for use as a gate electrode.

FIG. 4A illustrates a schematic perspective view of an FET according to another embodiment of the present invention. FIGS. 4B, 4C, and 4D illustrate cross-sections taken along lines X-X′, Y₁-Y₁′, and Y₂-Y₂′, respectively, of FIG. 4A.

Referring to FIGS. 4A through 4D, an isolation region 205 is formed in a semiconductor substrate 200 a. The isolation region 205 is formed of an insulating material, such as, SiO₂. A region of the semiconductor substrate 200 a surrounded by the isolation region 205 is an active region.

A channel formation preventing layer 270 is formed in the active region of the semiconductor substrate 200 a. The channel formation preventing layer 270 prevents a channel from being formed within the semiconductor substrate 200 a. More specifically, the channel formation preventing layer 270 prevents operation of a bottom transistor that may cause a short channel effect, particularly when the interval between the source/drain patterns 240 is narrow. The channel formation preventing layer 270 may be formed in a region of the semiconductor substrate 200 a above which wire channels 212 d and 214 d are located. In this case, the channel formation preventing layer 270 extends downward from an upper surface of the semiconductor substrate 200 a by a predetermined depth.

The channel formation preventing layer 270 may be an insulative material layer or, more preferably, a region doped with impurities ions with a high concentration to prevent movement of carriers. If a p-type semiconductor substrate 200 a, which is doped with p+ impurity ions, is used and the carriers are electrons, the channel formation preventing layer 270 may be a portion of the p-type semiconductor substrate 200 a.

In the present embodiment, source/drain regions 242 occupy an entire area of the source/drain patterns 240. Even when the source/drain regions 242 occupy the entire area of the source/drain patterns 240, the source/drain patterns 240 may be formed of a conductive material, e.g., monocrystalline Si, polysilicon, metal, metal silicide, or other conductive material. When the source/drain regions 242 occupy the entire area of the source/drain patterns 240, there is an increased possibility that a base transistor operates.

According to the present invention, the wire channels 212 d and 214 d may have cross-sectional shapes of substantially square or rectangular, as opposed to conventional plate shapes. In this embodiment of the present invention, the wire channels 212 d and 214 d have a substantially square cross-sectional shape, as may be seen in FIG. 4B.

The wire channels 212 d and 214 d have cross-sections with sizes of about 10 to 40 nm, so they may form complete depletion type channels. As described above, the wire channels 212 d and 214 d are arrayed in two rows ×two columns. Moreover, upper surfaces of upper wire channels 214 d are lower than upper surfaces of the source/drain patterns 240.

In this embodiment of the present invention, the conductive pattern 284 for the gate electrode is a composite film of a polysilicon film 284 a and a metal silicide film 284 b. This configuration is advantageous because the polysilicon film 284 a offers excellent gap fill characteristics and the metal silicide film 284 b has a small resistance. In particular, the excellent gap fill characteristics facilitate fabrication of the FET, as will be described below. Thus, when the conductive pattern 284 for the gate electrode includes the polysilicon film 284 a and the metal silicide film 284 b, the conductive pattern 284 can be more easily fabricated and an operating speed of the FET can be increased.

As described above, although the FETs according to the previous and present embodiments each include the active pattern of FIG. 1A, in which wire channels are arrayed in two rows and two columns, the present invention is not limited to the two×two wire channel arrangement. In particular, the active patterns shown in FIGS. 1B and 1C may also be applied to the FETs according to the previous and present embodiments.

As described above, an FET according to the present invention includes a plurality of wire channels arrayed apart from one another between source/drain regions. An FET according to an embodiment of the present invention may be a GAA FET, in which a gate electrode surrounds the entire exterior of wire channels, or an FET including a complete depletion type channel in which all wire channels are inverted. An FET according to another embodiment of the present invention may be an FET including an isotropic channel in which wire channels have circular or rectangular cross-sections as opposed to conventional plate-shaped cross-sectional shapes.

Method of Fabricating a Field Effect Transistor (FET)

A method of fabricating a field effect transistor (FET) according to an embodiment of the present invention will now be described with reference to FIGS. 5A through 17D. Specifically, FIGS. 5A through 17D illustrate stages in a method of fabricating an FET according to an exemplary embodiment of the present invention, FIGS. 5A, 6A, . . . , and 17A illustrate schematic perspective views of the FET, FIGS. 5B, 6B, . . . , and 17B illustrate cross-sections taken along line X-X′ of FIGS. 5A, 6A, . . . , and 17A, respectively, FIGS. 5C, 6C, 13C, and 17C illustrate cross-sections taken along line Y₁-Y₁′ of FIGS. 5A, 6A, . . . and 17A, respectively, and FIGS. 12D, 13D, 14C, 15C, 16C and 17D illustrate cross-sections taken along line Y₂-Y₂′ of FIGS. 12A, 13A, . . . , and 17A, respectively.

Referring to FIGS. 5A-5C, a channel forming preparation layer 110 is formed on the semiconductor substrate 100. The semiconductor substrate 100 may be, e.g., a monocrystalline Si substrate or a silicon-on-insulator (SOI) substrate. The semiconductor substrate 100 may include an isolation region (not shown). The isolation region may be formed using a conventional fabrication process, e.g., a shallow trench isolation (STI) process. A channel forming preparation layer 110 is then formed on the semiconductor substrate 100.

In the present embodiment, an FET having wire channels exemplarily arrayed in two rows×two columns will be formed. To fabricate an FET having such a wire channel configuration, the channel forming preparation layer 110 includes a first sacrificial layer 111, a first channel layer 112, a second sacrificial layer 113, and a second channel layer 114 sequentially stacked on the semiconductor substrate 100. In an alternative embodiment, which will be described in connection with FIGS. 18A-21C, the channel forming preparation layer 110 may additionally include a third sacrificial layer (not shown in connection with the present embodiment) on the second channel layer 114. When the channel forming preparation layer 110 has a channel layer as the uppermost layer, as shown in FIGS. 5A-5C, an FET in which upper surfaces of the uppermost wire channels are equal to upper surfaces of source/drain patterns is fabricated, as illustrated in FIG. 1C. Alternatively, when the channel forming preparation layer 110 has a sacrificial layer as the uppermost layer, an FET in which upper surfaces of the uppermost wire channels are lower than upper surfaces of the source/drain patterns is fabricated, as illustrated, e.g., in FIGS. 1A and 1B.

As further alternatives to the present embodiment, to fabricate an FET in which wire channels are arrayed in one row×two columns, as shown in FIG. 1B, the channel forming preparation layer 110 includes only the first sacrificial layer 111 and the first channel layer 112. In this alternative arrangement, a second sacrificial layer 113 may be additionally formed on the first channel layer 112. To fabricate an FET in which wire channels are arrayed in three rows×two columns, as shown in FIG. 1C, the channel forming preparation layer 110 includes the first sacrificial layer 111, the first channel layer 112, the second sacrificial layer 113, the second channel layer 114, the third sacrificial layer (215 of FIG. 18A), and an additional third channel layer (not shown). In this alternative arrangement, a fourth sacrificial layer (not shown) may be additionally formed on the third channel layer. As may be seen from the above alternative arrangements of the channel forming preparation layer 110, various arrangements of the wire channels are possible in the context of the present invention.

The first and second sacrificial layers 111 and 113 and the first and second channel layers 112 and 114 may be formed using an epitaxial growth method to control the thickness of each layer. As necessary, the first and second sacrificial layers 111 and 113 may be planarized using a hydrogen annealing. The first and second sacrificial layers 111 and 113 are preferably formed to have etch selectivities with respect to the first and second channel layers 112 and 114. In addition, the first and second sacrificial layers 111 and 113 preferably have similar lattice constants to those of the first and second channel layers 112 and 114.

The first and second channel layers 112 and 114 may be formed of epitaxial Si, e.g., monocrystalline Si. When the first and second channel layers 112 and 114 are formed of epitaxial Si, the first and second sacrificial layers 111 and 113 may be formed of epitaxial silicon germanium (SiGe). In the context of the present invention, the channel layers 112 and 114 are formed of epitaxial Si and the sacrificial layers 111 and 113 are formed of epitaxial SiGe. In this case, the first and second sacrificial layers 111 and 113 and the first and second channel layers 112 and 114 are preferably formed in sequence in situ.

The first and second epitaxial SiGe layers 111 and 113 may be formed using a molecular beam epitaxy method. To grow the first and second epitaxial SiGe layers 111 and 113, an SiH₄, SiH₂Cl₂, SiCl₄, or Si₂H₆ gas may be used as an Si source gas, and a GeH₄ gas may be used as a germanium source gas. The first and second epitaxial SiGe layers may have a germanium concentration between about 10 to 30%. The first epitaxial SiGe layer 111 may be formed to a predetermined thickness in consideration of a desired interval between the lowermost wire channels (112 e of FIG. 3A) and the semiconductor substrate 100. The second epitaxial SiGe layer 113 may be formed to a predetermined thickness in consideration of a desired interval between the wire channels (112 e and 114 e of FIG. 3A). For example, the first and second epitaxial SiGe layers 111 and 113 may each have a thickness of about 10 to 40 nm. The thickness of each of the first and second epitaxial SiGe layers 111 and 113, however, is not limited to these exemplary values.

More specifically, the first and second epitaxial SiGe layers may be epitaxially grown to a thickness of less than about 30 nm. Although the first and second epitaxial SiGe layers may be grown thicker than 30 nm by reducing a Ge concentration in the layer, e.g., at Si_(0.8)Ge_(0.2), a layer may be formed to a thickness of about 50 nm, it is difficult to selectively etch a layer having such a large thickness. Moreover, a layer formed having a thickness greater than a critical thickness, i.e., about 30 nm, may result in the formation of dislocations. Preferably, Si_(0.7)Ge_(0.3) is used and the first and second epitaxial SiGe layers are formed to a thickness of less than about 30 nm, e.g., about 25 nm.

The first and second epitaxial Si layers 112 and 114 may be formed using a molecular beam epitaxy method. To grow the first and second epitaxial Si layers 112 and 114, an SiH₄, SiH₂Cl₂, SiCl₄, or Si₂H₆ gas may be used as an Si source gas. The first and second epitaxial Si layers 112 and 114 may be formed to predetermined thicknesses in consideration of sizes of cross-sections of the wire channels. If target heights of the cross-sections of the wire channels (112 e and 114 e of FIG. 3A) are in a range of between about 10 to 30 nm, the first and second epitaxial Si layers 112 and 114 may preferably be formed to have thicknesses of about 15 to 40 nm, that is, thicknesses slightly greater than the target heights. The reason why the first and second epitaxial Si layers 112 and 114 are formed to have thicknesses slightly greater than the target heights will be described later. The thickness of each of the first and second epitaxial Si layers 112 and 114, however, is not limited to these exemplary values.

A hard mask layer 120 is then formed on the channel forming preparation layer 110. In consideration of subsequent aspects of the method of fabricating the FET, the hard mask layer 120 is formed of a material having a high etch selectivity with respect to the material forming the channel layers, e.g., Si, and the material forming the sacrificial layers, e.g., SiGe. Accordingly, the hard mask layer 120 may be formed of silicon nitride (SiN). The hard mask layer 120 may have a thickness of about 100 nm or less, and may be formed using a conventional deposition method, e.g., a chemical vapor deposition (CVD) method, a sub-atmospheric CVD (SACVD) method, a low-pressure CVD (LPCVD) method, a plasma enhanced CVD (PECVD) method, or other similar method.

Prior to forming the hard mask layer 120, a buffer layer (not shown), e.g., a pad oxide film such as SiO₂, may be formed on the channel forming preparation layer 110 to be interposed between the channel forming preparation layer 110 and the hard mask layer 120. The buffer layer reduces a stress from the hard mask layer 120.

Referring to FIGS. 6A-6C, a channel forming preparation pattern 110 a and a hard mask pattern 120 a are formed by patterning the channel forming preparation layer 110 and the hard mask layer 120, respectively. The channel forming preparation pattern 110 a includes a first SiGe pattern 111 a, a first Si pattern 112 a, a second SiGe pattern 113 a, and a second Si pattern 114 a. The channel forming preparation pattern 110 a has a size corresponding to an active region of the semiconductor substrate 100. For example, the channel forming preparation pattern 110 a may be as large as each cell isolated from one another. The hard mask pattern 120 a is smaller than the channel forming preparation pattern 110 a. More specifically, the hard mask pattern 120 a is at least a predetermined width 2d₁ narrower than the channel-forming preparation pattern 110 a in an X-X′ direction as shown in FIG. 6A. The hard mask pattern 120 a may also have a reduced length d₂ that is narrower than the channel forming preparation pattern 110 a in an Y₁-Y₁′ direction, as shown in FIG. 6C, but not necessarily. The width difference d₁ in the X-X′ direction may preferably be equal to or similar to a thickness of each of the first epitaxial Si layers 112 and 114 in consideration of subsequent process steps, which will be described below.

Formation of the channel forming preparation pattern 110 a and the hard mask pattern 120 a may be accomplished in the following manner. The channel forming preparation layer 110 and the hard mask layer 120 are first patterned to a size of the channel forming preparation pattern 110 a using a conventional photolithography process. For example, a photoresist pattern (not shown) or the patterned mask layer, i.e., the mask pattern 120 a, may be used as an etch mask to etch the channel forming preparation layer 110. The hard mask layer 120 is then further etched by the width d₁ using an isotropic etching process. When the hard mask layer 120 is formed of SiN, the isotropic etching process may be performed using an etch solution including phosphoric acid (H₃PO₄). The isotropic etching process forms the hard mask pattern 120 a, which is 2d₁ smaller than the channel forming preparation pattern 110 a in each of the X-X′ and Y₁-Y₁′ directions.

Referring to FIGS. 7A-7C, a first dielectric layer, e.g., a thick molding insulative layer, is deposited on the semiconductor substrate 100, the channel forming preparation pattern 110 a, and the hard mask pattern 120 a. The first dielectric layer is then planarized, e.g., by chemical mechanical polishing (CMP), until the hard mask pattern 120 a is exposed. Resultantly, a molded pattern 132 surrounding the channel forming preparation pattern 110 a and the hard mask pattern 120 a is formed on the semiconductor substrate 100. The molded pattern 132 is preferably formed of a material having a high etch selectivity with respect to the first and second SiGe patterns 111 a and 113 a and the first and second Si patterns 112 a and 114 a. For example, when the hard mask pattern 120 a is formed of SiN, the molded pattern 132 may be formed of SiO₂. In this case, the molded pattern 132 may be an SiO₂ film selected from among an undoped silicate glass (USG) film, a high-density plasma (HDP) oxide film, a plasma enhanced-tetraethyl ortho silicate (PE-TEOS) film, and a combination of the USG film, the HDP oxide film, and the PE-TEOS film.

Referring to FIGS. 8A-8C, the molded pattern 132 and the hard mask pattern 120 a are simultaneously patterned to form a dummy gate pattern 130 b, which includes a portion 132 b of the molded pattern 132 and a remaining portion 120 b of the hard mask pattern 120 a. Another portion 132 a of the molded pattern 132 a remains on the semiconductor substrate 100. During this patterning, a photoresist pattern may be used as an etch mask. The molded pattern 132 and the mask pattern 120 a may be simultaneously etched using an etch gas that etches an SiN film and an SiO₂ film at identical rates. If, however, the hard mask layer 120 is patterned in the process of FIGS. 6A through 6C to form a hard mask pattern 120 a having a width d₃ instead of d₂, the mask pattern 120 a does not need to be further etched in the etching process of FIGS. 8A-8C.

The molded pattern 132 and the hard mask pattern 120 a are etched until an upper surface of the channel forming preparation pattern 110 a, e.g., the second Si pattern 114 a, is exposed on both sides of the dummy gate pattern 130 b. At this time, a portion of the buffer layer, if present, is removed to expose the channel forming preparation pattern 110 a. The dummy gate pattern 130 b, which is a result of the etching, may be a line type elongated in the X-X′ direction and may have a predetermined size, i.e., d₃, which may be set in consideration of a design rule, a channel length of an FET, and the like.

Referring to FIGS. 9A-9C, a portion of the channel forming preparation pattern 110 a, which is exposed by the dummy gate pattern 130 b, is anisotropically dry etched until the semiconductor substrate 100 is exposed. To perform this etching, an etch gas may be selected so that the dummy gate pattern 130 b and the molded pattern 132 a can be used as etch masks. For example, an etch gas providing high etch selectivities of Si and SiGe with respect to an SiO₂ film and an SiN film while providing an 1:1 etch selectivity of the Si with respect to the SiGe may be used. Preferably, the first and second Si patterns 112 a and 114 a and the first and second SiGe patterns 111 a and 113 a may be consecutively etched in situ. As a result, a remaining portion of the channel forming preparation pattern 110 b under the dummy gate pattern 130 b is unchanged, and a pair of first openings 134 defined by the remaining portion of the channel forming preparation pattern 110 b and the molded pattern 132 a is formed. The remaining portion of the channel forming preparation pattern 110 b includes remaining portions of the first and second SiGe layers 111 b and 113 b and remaining portions of the first and second Si layers 112 b and 114 b. A portion of the upper surface of the semiconductor substrate 100 is exposed through the first openings 134. This etching may further remove an additional portion of the buffer layer, if present and not previously removed.

Referring to FIGS. 10A, 10B, and 10C, source/drain patterns 140 are formed in the first openings 134. The source/drain patterns 140 are formed of a material having a high etch selectivity in an etching solution that will be used to remove the remaining SiGe patterns (111 c and 113 c of FIG. 12A) later in the method. For example, the source/drain patterns 140 may be formed of monocrystalline Si or polysilicon. Alternatively, the source/drain patterns 140 may be formed of a material having a high etch selectivity in an SiGe etching solution, e.g. metal, metal silicide, or other suitable material.

The source/drain patterns 140 may be Si epitaxial layers. In this case, the first openings 134 may be filled with monocrystalline Si using a selective epitaxial growth (SEG) method to form the Si epitaxial layers only on portions of the semiconductor substrate 100 exposed through the first openings 134. Alternatively, the source/drain patterns 140 may be formed of polysilicon or metal by filling the first openings 134 with the selected material using a conventional deposition process. To fill the first openings 134, a deposited monocrystalline Si layer, a deposited polysilicon layer, or other similar layer is used. Although in the drawing figures it appears that an upper surface of the source/drain patterns 140 is substantially planar, the upper surface of the source/drain patterns 140 may not actually be smooth, e.g., the upper surface may include curves or waves. Subsequently, the deposited layer is planarized to the upper surface of the molded pattern 132 a using an etchback process or other suitable process to form source/drain patterns 140 level with the remaining channel forming preparation pattern 110 b.

In the alternative to planarizing the deposited layer, an optional annealing may be performed to smooth the upper surface of the source/drain patterns 140 that protrudes above an upper surface of the molded pattern 132 a. This annealing may be performed in a hydrogen (H₂) environment at a temperature of between about 600 to 900° C. for between about several minutes and ten hours. This annealing may preferably be performed in an H₂ environment at a temperature of about 800° C. for about one hour.

Referring to FIGS. 11A-11C, a second dielectric layer, i.e., an insulating layer for use as a buffer, is thickly deposited on the molded pattern 132 a, the source/drain patterns 140, and the dummy gate pattern 130 b. The second dielectric layer is then planarized, e.g., using CMP, until the dummy gate pattern 130 b is exposed. Resultantly, a buffer layer pattern 150 surrounding the dummy gate pattern 130 b is formed on the molded pattern 132 a and the source/drain patterns 140. The buffer layer pattern 150 may preferably be formed of the same material as the material of the molded pattern 132. If the hard mask pattern 120 a is formed of SiN, the buffer layer pattern 150 may be formed of SiN. The buffer layer pattern 150 may also be formed of a high-density plasma (HDP) oxide having excellent gap filling characteristics.

Referring to FIGS. 12A-12D, only the hard mask pattern 120 b is removed from the dummy gate pattern 130 b. If the hard mask layer 120 is formed of SiN, the hard mask pattern 120 b may be removed using a phosphoric acid (H₂PO₄) stripping method based on an etching solution including H₂PO₄. As a result, a portion of an upper surface of the channel forming preparation pattern (110 b of FIGS. 11B and 11C) is exposed, and a groove 161 defined by both the molded pattern 132 b of the dummy gate pattern 130 b and the buffer layer pattern 150 is formed within a space from which the hard mask pattern 120 b was removed.

Subsequently, a portion of the channel forming preparation pattern 110 b exposed through the groove 161 is anisotropically etched. To perform this etching, an etch gas may be selected so that the molded pattern 132 b of the dummy gate pattern 130 b and the buffer layer pattern 150 can be used as etch masks. For example, an etch gas providing high etch selectivities of Si and SiGe with respect to an SiO₂ film while providing an 1:1 etch selectivity of the Si with respect to the SiGe may be used. Preferably, the first and second Si patterns 112 b and 114 b and the first and second SiGe patterns 111 b and 113 b may be consecutively etched in situ. As a result, a remaining portion of the channel forming preparation pattern 110 c only under the molded pattern 132 b of the dummy gate pattern 130 b is left unchanged, and a second opening 162 extending from the groove 161 is formed within a space defined by the remaining channel forming preparation pattern 110 c and the source/drain patterns 140. The remaining portion of the channel forming preparation pattern 110 c includes remaining portions of the first and second SiGe layers 111 c and 113 c and remaining portions of the first and second Si layers 112 c and 114 c. A portion of the upper surface of the semiconductor substrate 100 is exposed through the second opening 162.

Referring to FIGS. 13A-13D, an optional channel formation prevention layer 170 may be formed in the semiconductor substrate 100. As the channel formation prevention layer 170 is optional, the process illustrated in FIGS. 13A-13D is similarly optional.

At this stage in the fabrication of the FET, the channel formation prevention layer 170 may be formed by implanting ions P+ into the exposed portion of the semiconductor substrate 100, which is exposed through the groove 161 and the second opening 162. The molded pattern 132 b of the dummy gate pattern 130 b and the buffer layer pattern 150 may be used as implant masks.

In operation, the channel formation prevention layer 170 is used to prevent the base transistor from operating. Accordingly, ions implanted to form the channel formation prevention layer 170 may preferably be of the same conductive type as ions for the semiconductor substrate 100. For example, if the semiconductor substrate 100 is formed of a p+-type conductive material, a group 3B element, e.g., boron (B) or indium (In), may be implanted into the exposed portion of the semiconductor substrate 100.

In addition to being formed on the exposed portion of the semiconductor substrate 100, the channel formation prevention layer 170 may preferably be additionally formed on a portion of the semiconductor substrate 100 under the channel forming preparation pattern 110 c. To form the channel formation prevention layer 170 under the channel forming preparation pattern 110 c, ions may be implanted at predetermined angles, as illustrated in FIG. 13B. Alternatively, an ion implanted region may be extended by a predetermined length in a side direction by appropriately controlling a temperature of a subsequent thermal treatment process.

Referring to FIGS. 14A-14C, only the buffer layer pattern 150, i.e., the second dielectric layer, and the molded patterns 132 a and 132 b, i.e., the first dielectric layers, are selectively removed by etching. This etching may be performed using an etch gas or an etching solution that etches an SiO₂ film at a high etch selectivity with respect to Si and/or SiGe. Resultantly, an area of the semiconductor substrate 100, on which the channel forming preparation pattern 110 a of FIG. 6A is not formed, is exposed.

The first and second sacrificial layer patterns 111 c and 113 c of the channel forming preparation pattern 110 c are then removed. After the removal of the first and second sacrificial layer patterns 111 c and 113 c, windows 116 are formed between the channel layer patterns 112 c and 114 c and between the first channel layer 112 c and the semiconductor substrate 100. The windows 116 expose the second opening 162. After formation of the windows 116, only a two×two array of channel layer patterns 112 c and 114 c spaced apart from one another between the source/drain patterns 140 remains on the semiconductor substrate 100.

The channel layer patterns 112 c and 114 c remaining between the source/drain patterns 140 on the semiconductor substrate 100 have wire shapes. More specifically, after formation of the windows 116, the channel layer patterns 112 c and 114 c have substantially rectangular cross-sectional shapes. Further, heights of the cross-sections of the channel layer patterns 112 c and 114 c correspond to thicknesses of the channel layers 112 and 114 of FIG. 5A. Lengths of the cross-sections correspond to the width d₁ of FIG. 6A. Accordingly, to form an isotropic potential in a channel, the width d₁ of FIG. 6A is preferably almost the same as or similar to the thickness of each of the channel layer patterns 112 and 114 of FIG. 5A.

Removal of the first and second sacrificial layer patterns 111 c and 113 c may be accomplished by etching using a wet etching or a chemical dry etching. The etching is preferably performed so that each of the first and second sacrificial layer patterns 111 c and 113 c has an etch selectivity of at least about thirty (30) with respect to the semiconductor substrate 100 and the first and second channel layer patterns 112 c and 114 c. If the semiconductor substrate 100, the first and second channel layer patterns 112 c and 114 c, and the first and second sacrificial layer patterns 111 c and 113 c are formed of Si, epitaxial Si, and epitaxial SiGe, respectively, a mixture of hydrogen peroxide (H₂O₂), hydrogen fluoride (HF), and acetic acid (CH₃COOH), a mixture of ammonium hydroxide (NH₄OH), hydrogen peroxide (H₂O₂), and deionized water (H₂O), or an etching solution containing peracetic acid may be used as an etching solution to remove the first and second sacrificial layer patterns 111 c and 113 c.

It is more preferable to etch the first and second sacrificial layer patterns 111 c and 113 c using the wet etching method than using the chemical dry etching method. In addition, when a wet etching solution providing an etch rate of several hundreds of angstroms per minute is used, the time required for the etching can be decreased. The etching solution providing an etch rate of several hundreds of angstroms per minute may be a mixture solution including ammonium hydroxide (NH₄OH), hydrogen peroxide (H₂O₂), and deionized water (H₂O), as described in greater detail below. The mixture solution may further include peracetic acid, acetic acid, fluoric acid, and/or a surface active agent. For example, a standard cleaning solution SC-1, in which NH₄OH, H₂O₂, and H₂O are mixed at 1:5:1 or 1:5:20 may be used. When this mixture solution is heated at 40 to 75° C. to be used, the SiGe layer is effectively removed.

In the etching of the first and second SiGe patterns, i.e., the first and second sacrificial layers, 111 c and 113 c using a mixture of ammonia, H₂O₂, and H₂O, a first operation is formation of a surface oxide film using H₂O₂. Since H₂O₂ has a strong oxidation force by being dissolved into H₂O and O, H₂O₂ oxidizes Si and Ge rapidly.

In a second operation, the ammonia is dissociated into NH₄ ⁺ ions and OH⁻ ions. The OH⁻ ions peel an Si oxide and a Ge oxide of the first and second SiGe patterns 111 c and 113 c off the surfaces of the first and second SiGe patterns 111 c and 113 c. This second operation is called a lift-off using the OH⁻ ions.

In a third operation, the Si and Ge oxides absorb the OH⁻ ions to have an electrostatic repulsive power so as not to be re-attached to the SiGe patterns 111 c and 113 c. This is called termination by the OH⁻ ions.

Since H₂O₂ is an acid solution, the pH of the mixture varies depending on a mixing ratio of the H₂O₂ to the ammonia. In other words, amounts of Si and Ge etched vary depending on the pH, so the H₂O₂ and the ammonia are mixed at a ratio providing an appropriate etch rate of Si and Ge while preventing Si pitting. Since a speed at which NH₃ vapor evaporates increases at a high temperature, e.g., 70° C., an additional supply of ammonia is needed.

In a first step, i.e., an oxidation process, of the above-described etching mechanism, Ge is oxidized faster than Si and consequently etched faster than Si. In an SiGe film including Ge and Si, Ge is rapidly etched, and a remaining Si—Ge film becomes unstable. Accordingly, Si is easily attacked by an etching solution. Thus, an etch rate of the SiGe sacrificial layer patterns 111 c and 113 c becomes higher than that of the channel layer patterns 112 c and 114 c, which are each comprised of a single material, e.g., Si.

The wire channels 112 c and 114 c, formed as described above, may have different sizes. More specifically, when the plurality of wire channels are arranged in at least two rows, as illustrated, e.g., in FIG. 14B, the wire channels in an upper row may have a different size, e.g., diameter or width, than the wire channels in a lower row. In particular, the wire channels 114 c in the upper row may have a size that is either less than or greater than a size of the wire channels 112 c in the lower row. Referring back to FIG. 1D, the upper wire channels 114 c are shown having a size less than the lower wire channels 112 c.

Referring to FIGS. 15A-15C, the semiconductor substrate 100 having the source/drain patterns 140 and the plurality of wire channels 112 c and 114 c formed thereon are primarily annealed. The primary annealing is optional and may be performed to form wire channels 112 d and 114 d having substantially circular cross-sectional shapes. As described above, when the wire channels 112 d and 114 d have substantially circular or oval cross-sectional shapes, as compared to substantially rectangular cross-sectional shapes, a more ideal isotropic potential can be formed in a channel. More specifically, substantially circular or oval wire channels are preferable to substantially square or rectangular wire channels because a round wire channel provides an improved electric field. In particular, a substantially round wire channel provides a uniform electric field in all directions, while a substantially square wire channel provide an electric field in only a single direction. Thus, it is preferable to perform the primary annealing process.

The primary annealing process may preferably be performed at a temperature sufficient to round the cross-sectional shapes of the wire channels 112 d and 114 d. For example, this annealing may be performed in a hydrogen (H₂) environment at a temperature of about 600 to 1200° C. for about several minutes to ten hours; this annealing may be performed in an argon (Ar) environment at a temperature of about 900 to 1200° C. for about several minutes to ten hours. By way of further alternative, this annealing may be performed by laser annealing for several seconds depending on an energy density. After this primary annealing process, the cross-sectional sizes of the wire channels 112 d and 114 d may decrease. However, this reduction in size is typically very small and is negligible.

Referring to FIGS. 16A-16C, a secondary annealing is performed on a resultant structure after the primary annealing. The secondary annealing is performed under an oxygen or ozone atmosphere to form a gate dielectric layer 182 a, i.e., a gate insulating film, to surround each of the wire channels 112 d and 114 d. When the secondary annealing is performed under an oxygen atmosphere or other similar condition, Si exposed on the resultant structure is consumed to form SiO₂ films 182 a, 182 b, and 182 c on the resultant structure.

As a result of this secondary annealing, diameters of the wire channels 112 d and 114 d are reduced by a thickness of the consumed Si to form wire channels 112 e and 114 e. Accordingly, the thicknesses of the deposited channel layers 112 and 114 in the operation of FIG. 5A and the width d₁ in the operation of FIG. 6A are preferably set in consideration of the thickness of the consumed Si.

A temperature and duration of the secondary annealing process may vary depending on the thickness of the gate insulating film 182 a to be formed. For example, the secondary annealing may be performed at a suitable temperature for a suitable period of time so that the gate insulating film 182 a has a thickness of about 50 to 100 Å. After the secondary annealing, the SiO₂ films 182 b and 182 c may be incidentally formed on the semiconductor substrate 100 and the source/drain patterns 140 a. The SiO₂ film 182 b forms the short-circuit prevention insulating layer.

Referring to FIGS. 17A-17D, a conductive pattern 184 for use as a gate electrode is formed between the source/drain patterns 140 a. The conductive pattern 184 for use as a gate electrode may be a single film formed of polysilicon or a composite film including polysilicon and a conductive material having a specific resistance smaller than that of the polysilicon. More specifically, at least a void between the source/drain patterns 140 a, i.e., where the wire channels 112 e and 114 e have already been interposed, may preferably be filled with polysilicon. Because the void defined by the source/drain patterns 140 a and the wire channels 112 e and 114 e arrayed between the source/drain patterns 140 a, i.e., the second opening 162 and the window 116, are relatively small, polysilicon having excellent gap filling characteristics may preferably be used to fill the second opening 162 and the window 116.

As shown in FIG. 17A, the conductive pattern 184 for use as a gate electrode may be formed to extend in the X-X′ direction. The short-circuit prevention insulating layer 182 b may be interposed between the conductive pattern 184 for use as a gate electrode and the source/drain patterns 140 a. The short-circuit prevention insulating layer 182 b prevents short-circuiting of a gate electrode and a source/drain regions of the FET. The short-circuit prevention insulating layer 182 b may be an Si thermal oxide film formed simultaneously with the gate insulating film 182 a, as described above, or may be an SiO₂ film (not shown) formed in a subsequent process of forming an interlayer insulating layer.

Alternatively, the short-circuit prevention insulating layer 182 b may be a composite film of the Si thermal oxide film and the interlayer insulating film.

Although not illustrated, ions are implanted into the source/drain patterns 140 a to define source/drain regions (142 of FIGS. 3C and 3D). If the source/drain patterns 140 a are Si epitaxial layers, an ion implantation process is necessary. However, if the source/drain patterns 140 a are formed of a conductive material, a separate ion implantation is not necessary. Depending on a recipe for the ion implantation, positions of bottom surfaces of the source/drain regions 142 may be controlled and/or a vertical doping profile can be made uniform. In this regard, the above-described gap may be provided between the source/drain regions 142 and the semiconductor substrate 100.

During the ion implantation, the conductive pattern 184 for use as a gate electrode may be used as an implantation mask. Resultantly, an FET according to an embodiment of the present invention and as illustrated in FIGS. 17A-17D is formed.

FIGS. 18A through 21C illustrate stages in a method of fabricating an FET according to another embodiment of the present invention. Specifically, FIGS. 18A, 19A, 20A, and 21A illustrate schematic perspective views of the FET; FIGS. 18B, 19B, 20B, and 21B illustrate cross-sections taken along lines X-X′ of FIGS. 18A, 19A, 20A, and 21A, respectively; and FIGS. 18C, 19C, 20C, and 21C illustrate cross-sections taken along lines Y₁-Y₁′ of FIGS. 18A, 19A, 20A, and 21A, respectively.

Only differences between the present and previous embodiments will now be described.

Referring to FIGS. 18A-18C, a channel forming preparation layer 210 and a hard mask layer 220 are sequentially formed on a semiconductor substrate 200. In this embodiment of the present invention, the channel forming preparation layer 210 includes a first sacrificial layer 211, a first channel layer 212, a second sacrificial layer 213, a second channel layer 214, and a third sacrificial layer 215, which are sequentially stacked on the semiconductor substrate 200. As in the previous embodiment, the channel forming preparation layer 210 includes two (2) channel layers, i.e., the first and second channel layers 212 and 214, thus, the present embodiment includes two rows of wire channels, as in the previous embodiment. In addition, however, the channel forming preparation layer 210 includes the third sacrificial layer 215. Accordingly, upper surfaces of wire channels in the uppermost row are formed lower than upper surfaces of source/drain patterns.

Referring to FIGS. 19A-19C, the hard mask layer 220, the channel forming preparation layer 210, and the semiconductor substrate 200 are sequentially patterned using photolithography to form a trench forming hard mask 220 a, a channel forming preparation pattern 210 a, and a semiconductor substrate 200 a, respectively. The channel forming preparation pattern 210 a includes a first sacrificial layer pattern 211 a, a first channel layer pattern 212 a, a second sacrificial layer pattern 213 a, a second channel layer pattern 214 a, and a third sacrificial layer pattern 215 a. This patterning further forms a trench 202.

The above patterning may be performed in the following sequence. A photoresist pattern (not shown) defining the trench 202 is initially formed on the hard mask layer 220. The hard mask layer 220 is then etched using the photoresist pattern as an etch mask to form the trench forming hard mask 220 a. Subsequently, the photoresist pattern is removed. Using the trench forming hard mask 220 a as an etch mask, the channel forming preparation layer 210 and the semiconductor substrate 200 are sequentially etched. Resultantly, the channel forming preparation pattern 210 a and the semiconductor substrate 200 a, including the trench 202, are formed.

Referring to FIGS. 20A-20C, the trench forming hard mask 220 a is patterned to form a mask pattern 220 b. As described above, the mask pattern 220 b is formed to expose at least edge portions of an upper surface of the channel forming preparation pattern 210 a in the X-X′ direction. A size and a thickness of the trench forming hard mask 220 a may be recessed to a predetermined size by performing the isotropic etching as described above.

Referring to FIGS. 21A-21C, an entire surface of the resultant structure of FIGS. 20A-20C is coated with an insulating material having an excellent gap filling property, e.g., an HDP oxide film, and the coated insulating material film is planarized until the mask pattern 220 b is exposed. Resultantly, an isolation insulating film 205 filling the trench 202 is formed on the semiconductor substrate 200 a and a molded pattern 232, which surrounds the channel forming preparation pattern 210 a and the mask pattern 220 b, is formed on the isolation insulating film 205.

When subsequent processes are performed substantially as in the previously-described method of fabricating an FET, the FET illustrated in FIGS. 4A through 4D is obtained. Because the wire channels 212 d and 214 d of FIGS. 4A-4D have rectangular cross-sections, a primary annealing process for rounding the cross-sections of the wire channels 212 d and 214 d, as described above, may be omitted.

In the present embodiment, the trench forming hard mask 220 a and the channel forming preparation pattern 210 a may be formed simultaneously, and the isolation insulating film 205 and the molded pattern 232 may be formed simultaneously, thereby simplifying the method of fabricating the FET according to the present embodiment.

Further, in this embodiment of the present invention, the third sacrificial layer pattern 215 a serves as a mask to protect the second channel layer pattern 214 a during a process of removing a remaining molded pattern and a remaining buffer pattern, which processes correspond to the process illustrated in FIGS. 14A-14C of the previous embodiment. Accordingly, damage to the second channel layer pattern 214 a, i.e., the upper row of wire channels 214 d (as illustrated in FIGS. 4A-4D) can be prevented, thereby resulting in an FET having increased reliability.

According to the embodiments of the present invention, the wire channel of the FET is a complete depletion type and simultaneously has an isotropic structure. Thus, the property that carriers travel straight is improved, which prevents scattering.

Moreover, fast operation is possible and a large amount of current can flow in an FET according to an embodiment of the present invention. Furthermore, the number of wire channels can be easily increased, and a doping profile of a source/drain region can be made vertically uniform. Resultantly, a fast and reliable FET can be fabricated.

Exemplary embodiments of the present invention have been disclosed herein and, although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims. 

1. A method of fabricating a field effect transistor (FET), comprising: forming a channel forming preparation layer on the semiconductor substrate, the channel forming preparation layer including a first sacrificial layer, a first channel layer, a second sacrificial layer, and a second channel layer sequentially stacked on the semiconductor substrate; forming a hard mask layer on the channel forming preparation layer; patterning the hard mask layer and the channel forming preparation layer to define an active region of the semiconductor substrate; patterning the hard mask layer to narrow the hard mask layer, thereby exposing an edge portion of an upper surface of the channel forming preparation layer; forming a first dielectric layer on the semiconductor substrate to cover the narrowed hard mask layer and the channel forming preparation layer, then planarizing the first dielectric layer to expose the narrowed hard mask layer; patterning the first dielectric layer and a portion of the narrowed hard mask layer to remove a portion of the narrowed hard mask layer, thereby forming a dummy gate pattern and exposing a portion of the channel forming preparation layer; selectively etching the exposed portion of the channel forming preparation layer adjacent to the dummy gate pattern to expose the semiconductor substrate; selectively growing an epitaxial layer on the exposed semiconductor substrate to form source and drain patterns adjacent to the channel forming preparation layer; forming a second dielectric layer on the semiconductor substrate including the dummy gate and the source and drain patterns and then planarizing the second dielectric layer to expose the dummy gate pattern; selectively etching the remaining hard mask layer to remove the remaining hard mask layer, thereby exposing a portion of the channel forming preparation layer and then etching the exposed portion of the channel forming preparation layer to expose the semiconductor substrate; removing the second dielectric layer and an upper portion of the first dielectric layer to expose sidewalls of the channel forming preparation layer remaining on the semiconductor substrate; selectively etching the channel forming preparation layer to remove the first and second sacrificial layers, thereby forming a plurality of wire channels from the first and second channel layers; forming a gate dielectric layer on the semiconductor substrate to surround each of the plurality of wire channels; forming a gate electrode on the gate dielectric layer to form a gate surrounding each of the plurality of wire channels.
 2. A method of fabricating a field effect transistor (FET), comprising: forming a channel forming preparation layer on the semiconductor substrate, the channel forming preparation layer including a sacrificial layer and a channel layer sequentially stacked on the semiconductor substrate, the channel layer being formed of monocrystalline silicon; forming a hard mask layer on the channel forming preparation layer; patterning the hard mask layer and the channel forming preparation layer to define an active region of the semiconductor substrate; patterning the hard mask layer to narrow the hard mask layer, thereby exposing an edge portion of an upper surface of the channel forming preparation layer; forming a first dielectric layer on the semiconductor substrate to cover the narrowed hard mask layer and the channel forming preparation layer, then planarizing the first dielectric layer to expose the narrowed hard mask layer; patterning the first dielectric layer and a portion of the narrowed hard mask layer to remove a portion of the narrowed hard mask layer, thereby forming a dummy gate pattern and exposing a portion of the channel forming preparation layer; selectively etching the exposed portion of the channel forming preparation layer adjacent to the dummy gate pattern to expose the semiconductor substrate; selectively growing an epitaxial layer on the exposed semiconductor substrate to form source and drain patterns adjacent to the channel forming preparation layer; forming a second dielectric layer on the semiconductor substrate including the dummy gate and the source and drain patterns and then planarizing the second dielectric layer to expose the dummy gate pattern; selectively etching the remaining hard mask layer to remove the remaining hard mask layer, thereby exposing a portion of the channel forming preparation layer and then etching the exposed portion of the channel forming preparation layer to expose the semiconductor substrate; removing the second dielectric layer and an upper portion of the first dielectric layer to expose sidewalls of the channel forming preparation layer remaining on the semiconductor substrate; selectively etching the channel forming preparation layer to remove the sacrificial layer, thereby forming a plurality of monocrystalline silicon wire channels from the channel layer; forming a gate dielectric layer on the semiconductor substrate to surround each of the plurality of wire channels; forming a gate electrode on the gate dielectric layer to form a gate surrounding each of the plurality of wire channels.
 3. A method of fabricating a field effect transistor (FET), comprising: forming source and drain regions on a semiconductor substrate; electrically connecting a plurality of wire channels to the source and drain regions, the plurality of wire channels being arranged in two columns and at least two rows; surrounding each of the plurality of wire channels with a gate dielectric layer; and surrounding the gate dielectric layer and each of the plurality of wire channels with a gate electrode, wherein an upper surface of an uppermost row of the wire channels is level with an upper surface of the source and drain regions.
 4. The method as claimed in claim 3, wherein each of the plurality of wire channels in an uppermost row has a first size and each of the plurality of wire channels in a lowermost row has a second size, and the first size and the second size are different.
 5. The method as claimed in claim 4, wherein the first size is less than the second size.
 6. The method as claimed in claim 4, wherein the first size is greater than the second size.
 7. The method as claimed in claim 4, wherein the number of rows of the plurality of wire channels is three.
 8. The method as claimed in claim 7, wherein a middle row has a third size, which is between the first size and the second size.
 9. The method as claimed in claim 3, wherein each of the plurality of wire channels is formed of monocrystalline silicon.
 10. The method as claimed in claim 3, wherein a size of each row of the plurality of wire channels is less than a size of a lower row of the plurality of wire channels and greater than a size of an upper row of the plurality of wire channels so that the plurality of wire channels in the uppermost row has the smallest size and the plurality of wire channels in the lowest row has the largest size.
 11. The method as claimed in claim 3, further comprising forming a channel formation preventing layer in an upper region of the semiconductor substrate between the source and drain regions, the channel formation preventing layer being operable to prevent operation of a bottom transistor.
 12. The method as claimed in claim 3, further comprising forming a short-circuit prevention insulating layer interposed between the source and drain regions and the gate electrode, the short-circuit prevention insulating layer being operable to prevent a short-circuit between the source and drain regions and the gate electrode.
 13. The method as claimed in claim 3, further comprising annealing the plurality of wire channels.
 14. The method as claimed in claim 13, wherein annealing includes annealing at a temperature sufficient to round cross-sectional shapes of the plurality of wire channels.
 15. The method as claimed in claim 13, wherein annealing includes oxidizing the plurality of wire channels to form the gate dielectric layer.
 16. The method of manufacturing a field effect transistor (FET), comprising: forming source and drain regions on a semiconductor substrate; forming a plurality of wire channels of monocrystalline silicon, the plurality of wire channels electrically connected to the source and drain regions, the plurality of wire channels being arranged in two columns and at least one row; surrounding each of the plurality of wire channels with a gate dielectric layer; and surrounding the gate dielectric layer and each of the plurality of wire channels with a gate electrode, wherein an upper surface of an uppermost row of the wire channels is level with an upper surface of the source and drain regions.
 17. The method as claimed in claim 16, further comprising forming a channel formation preventing layer in an upper region of the semiconductor substrate between the source and drain regions, the channel formation preventing layer being operable to prevent operation of a bottom transistor.
 18. The method as claimed in claim 16, further comprising interposing a short-circuit prevention insulating layer between the source and drain regions and the gate electrode, the short-circuit prevention insulating layer being operable to prevent a short-circuit between the source and drain regions and the gate electrode.
 19. The method as claimed in claim 16, further comprising annealing at a temperature sufficient to round cross-sectional shapes of the plurality of wire channels.
 20. The method as claimed in claim 16, further comprising oxidizing the plurality of wire channels to form the gate dielectric layer. 